In the last half-decade, several critical security vulnerabilities (like Spectre, Rowhammer, Cache Side-Channels, etc.) have been discovered in computing hardware, affecting billions of computers. These vulnerabilities enable malicious actors to steal sensitive data, tamper critical data, and even take control of the computing system. Notably, these issues are likely to become more severe in the future as transistor scaling approaches physical limits and computing systems become even more shared at scale. Therefore, security is poised to be a first-order metric for hardware and systems of this decade and beyond.

In this talk, I will describe how we can rethink security for hardware using principled randomization to defend against two high-profile hardware vulnerabilities: (1) Side-channels in processor caches and (2) Rowhammer attacks on main memories. First, I will describe MIRAGE (USENIX Security 2021), a practical and secure last-level-cache design. MIRAGE provides a principled abstraction of a fully-associative randomized cache and fundamentally eliminates cache side-channel attacks. Second, I will show how Rowhammer-based fault-injection attacks on memories can be eliminated through principled remapping of attacked rows (ASPLOS 2022). Finally, I will briefly highlight my other contributions in systems security — including memory safety, fuzzing, and new side-channel attacks. I will conclude with directions for future work on two key paradigms, “security for hardware” and “hardware for security”, that are geared towards enabling a secure, scalable, and efficient computing ecosystem.